The Stanford Libraries will be operating on a reduced schedule during the Stanford Winter Closure period (December 18, 2021 - January 2, 2022). More information about hours

Digital System Design with FPGA : Implementation Using Verilog and VHDL

Responsibility
Cem Unsalan, Bora Tar.
Language
English. In English.
Publication
New York, N.Y. : McGraw-Hill Education, [2017]
Copyright notice
©2017
Physical description
1 online resource (352 pages) : 150 illustrations.

Online

Available online

  • AccessEngineering
  • (Full view)

Report a connection problem

More options

  • Find it at other libraries via WorldCat
  • (Limited preview)

Description

Creators/Contributors

Author/Creator
Ünsalan, Cem, author.
Contributor
Tar, Bora, author.

Contents/Summary

Bibliography
Includes bibliographical references and index.
Contents
  • Cover
  • Title Page
  • Copyright Page
  • Contents
  • Preface
  • Acknowledgments
  • 1 Introduction
  • 1.1 Hardware Description Languages
  • 1.2 FPGA Boards and Software Tools
  • 1.3 Topics to Be Covered in the Book
  • 2 Field-Programmable Gate Arrays
  • 2.1 A Brief Introduction to Digital Electronics
  • 2.2 FPGA Building Blocks
  • 2.3 FPGA-Based Digital System Design Philosophy
  • 2.4 Usage Areas of FPGAs
  • 2.5 Summary
  • 2.6 Exercises
  • 3 Basys3 and Arty FPGA Boards
  • 3.1 The Basys3 Board
  • 3.2 The Arty Board
  • 3.3 Summary
  • 3.4 Exercises
  • 4 The Vivado Design Suite
  • 4.1 Installation and the Welcome Screen
  • 4.2 Creating a New Project
  • 4.3 Synthesizing the Project
  • 4.4 Simulating the Project
  • 4.5 Implementing the Synthesized Project
  • 4.6 Programming the FPGA
  • 4.7 Vivado Design Suite IP Management
  • 4.8 Application on the Vivado Design Suite
  • 4.9 Summary
  • 4.10 Exercises
  • 5 Introduction to Verilog and VHDL
  • 5.1 Verilog Fundamentals
  • 5.2 Testbench Formation in Verilog
  • 5.3 VHDL Fundamentals
  • 5.4 Testbench Formation in VHDL
  • 5.5 Adding an Existing IP to the Project
  • 5.6 Summary
  • 5.7 Exercises
  • 6 Data Types and Operators
  • 6.1 Number Representations
  • 6.2 Negative Numbers
  • 6.3 Fixed- and Floating-Point Representations
  • 6.4 ASCII Code
  • 6.5 Arithmetic Operations on Binary Numbers
  • 6.6 Data Types in Verilog
  • 6.7 Operators in Verilog
  • 6.8 Data Types in VHDL
  • 6.9 Operators in VHDL
  • 6.10 Application on Data Types and Operators
  • 6.11 FPGA Building Blocks Used in Data Types and Operators
  • 6.12 Summary
  • 6.13 Exercises
  • 7 Combinational Circuits
  • 7.1 Basic Definitions
  • 7.2 Logic Gates
  • 7.3 Combinational Circuit Analysis
  • 7.4 Combinational Circuit Implementation
  • 7.5 Combinational Circuit Design
  • 7.6 Sample Designs
  • 7.7 Applications on Combinational Circuits
  • 7.8 FPGA Building Blocks Used in Combinational Circuits
  • 7.9 Summary
  • 7.10 Exercises
  • 8 Combinational Circuit Blocks
  • 8.1 Adders
  • 8.2 Comparators
  • 8.3 Decoders
  • 8.4 Encoders
  • 8.5 Multiplexers
  • 8.6 Parity Generators and Checkers
  • 8.7 Applications on Combinational Circuit Blocks
  • 8.8 FPGA Building Blocks Used in Combinational Circuit Blocks
  • 8.9 Summary
  • 8.10 Exercises
  • 9 Data Storage Elements
  • 9.1 Latches
  • 9.2 Flip-Flops
  • 9.3 Register
  • 9.4 Memory
  • 9.5 Read-Only Memory
  • 9.6 Random Access Memory
  • 9.7 Application on Data Storage Elements
  • 9.8 FPGA Building Blocks Used in Data Storage Elements
  • 9.9 Summary
  • 9.10 Exercises
  • 10 Sequential Circuits
  • 10.1 Sequential Circuit Analysis
  • 10.2 Timing in Sequential Circuits
  • 10.3 Shift Register as a Sequential Circuit
  • 10.4 Counter as a Sequential Circuit
  • 10.5 Sequential Circuit Design
  • 10.6 Applications on Sequential Circuits
  • 10.7 FPGA Building Blocks Used in Sequential Circuits
  • 10.8 Summary
  • 10.9 Exercises
  • 11 Embedding a Soft-Core Microcontroller
  • 11.1 Building Blocks of a Generic Microcontroller
  • 11.2 Xilinx PicoBlaze Microcontroller
  • 11.3 Xilinx MicroBlaze Microcontroller
  • 11.4 Soft-Core Microcontroller Applications
  • 11.5 FPGA Building Blocks Used in Soft-Core Microcontrollers
  • 11.6 Summary
  • 11.7 Exercises
  • 12 Digital Interfacing
  • 12.1 Universal Asynchronous Receiver/Transmitter
  • 12.2 Serial Peripheral Interface
  • 12.3 Inter-Integrated Circuit
  • 12.4 Video Graphics Array
  • 12.5 Universal Serial Bus
  • 12.6 Ethernet
  • 12.7 FPGA Building Blocks Used in Digital Interfacing
  • 12.8 Summary
  • 12.9 Exercises
  • 13 Advanced Applications
  • 13.1 Integrated Logic Analyzer IP Core Usage
  • 13.2 The XADC Block Usage
  • 13.3 Adding Two Floating-Point Numbers
  • 13.4 Calculator
  • 13.5 Home Alarm System
  • 13.6 Digital Safe System
  • 13.7 Car Park Occupied Slot Counting System
  • 13.8 Vending Machine
  • 13.9 Digital Clock
  • 13.10 Moving Wave via LEDs
  • 13.11 Translator
  • 13.12 Air Freshener Dispenser
  • 13.13 Obstacle-Avoiding Tank
  • 13.14 Intelligent Washing Machine
  • 13.15 Non-Touch Paper Towel Dispenser
  • 13.16 Traffic Lights
  • 13.17 Car Parking Sensor System
  • 13.18 Body Weight Scale
  • 13.19 Intelligent Billboard
  • 13.20 Elevator Cabin Control System
  • 13.21 Digital Table Tennis Game
  • 13.22 Customer Counter
  • 13.23 Frequency Meter
  • 13.24 Pedometer
  • 14 What Is Next?
  • 14.1 Vivado High-Level Synthesis Platform
  • 14.2 Developing a Project in Vivado HLS to Generate IP
  • 14.3 Using the Generated IP in Vivado
  • 14.4 Summary
  • 14.5 Exercises
  • References
  • Index
  • A
  • B
  • C
  • D
  • E
  • F
  • G
  • H
  • I
  • J
  • K
  • L
  • M
  • N
  • O
  • P
  • R
  • S
  • T
  • U
  • V
  • W
  • X
  • Z.
Summary
Master the art of FPGA digital system design with Verilog and VHDLThis practical guide offers comprehensive coverage of FPGA programming using the two most popular hardware description languages-Verilog and VHDL. You will expand your marketable electronic design skills and learn to fully utilize FPGA programming concepts and techniques. Digital System Design with FPGA: Implementation Using Verilog and VHDL begins with basic digital design methods and continues, step-by-step, to advanced topics, providing a solid foundation that allows you to fully grasp the core concepts. Real-life examples, start-to-finish projects, and ready-to-run Verilog and VHDL code is provided throughout.* Concepts are explained using two affordable boards-the Basys 3 and Arty* Includes PowerPoint slides, downloadable figures, and an instructor's solutions manual * Written by a pair of experienced electronics designers and instructors.
(source: Nielsen Book Data)

Subjects

Subjects
Field programmable gate arrays.
Verilog (Computer hardware description language)
VHDL (Computer hardware description language)

Bibliographic information

Publication date
2017
Title variation
Digital System Design with FPGA, Implementation Using Verilog and VHDL
Note
Also available in print edition.
Reproduction
Electronic reproduction. New York, N.Y. : McGraw Hill, 2017. Mode of access: World Wide Web. System requirements: Web browser. Access may be restricted to users at subscribing institutions.
Format
Mode of access: Internet via World Wide Web.
ISBN
9781259837913 (e-ISBN)
1259837912 (e-ISBN)
9781259837906 (print-ISBN)
1259837904 (print-ISBN)

Browse related items

Start at call number:

View full page

Librarian view | Catkey: 12146693